52 input iclk,
// source-synchronous clock (BUFR from DQS) 53 input clk,
// free-running system clock, same frequency as iclk (shared for R/W) 54 input clk_div,
// free-running half clk frequency, front aligned to clk (shared for R/W) 55 input inv_clk_div,
// invert clk_div for R channel (clk_div is shared between R and W) 57 input dci_disable,
// disable DCI termination during writes and idle 58 input [
7:
0]
dly_data,
// delay value (3 LSB - fine delay) 59 input [
3:
0]
din,
// parallel data to be sent out 60 input [
3:
0]
tin,
// tristate for data out (sent out earlier than data!) 61 output [
3:
0]
dout,
// parallel data received from DDR3 memory 62 input set_odelay,
// clk_div synchronous load odelay value from dly_data 63 input ld_odelay,
// clk_div synchronous set odealy value from loaded 64 input set_idelay,
// clk_div synchronous load idelay value from dly_data 65 input ld_idelay // clk_div synchronous set idealy value from loaded 71 // keep IOBUF_DCIEN.O to user as output only (UDM/LDM), so the rest of tyhe read channel will be optimized out, but I/O will stay the same 78 .
clk(
clk),
// serial output clock 81 .
din(
din[
3:
0]),
// parallel data in 82 .
tin(
tin[
3:
0]),
// parallel tri-state in 84 .
dout_iob(),
// data out to be connected directly to the output buffer 85 .
tout_dly(),
// tristate out to be connected to odelay input 86 .
tout_iob(
dq_tri)
// tristate out to be connected directly to the tristate control of the output buffer 107 .
USE_IBUFDISABLE(
"FALSE")
132 .
DYN_CLKDIV_INV_EN(
"FALSE")
134 .
iclk(
iclk),
// source-synchronous clock 135 .
oclk(
clk),
// system clock, phase should allow iclk-to-oclk jitter with setup/hold margin 137 .
inv_clk_div(
inv_clk_div),
// invert oclk_div (this clock is shared between iserdes and oserdes. Works only in MEMORY_DDR3 mode? 139 .
d_direct(
1'b0),
// direct input from IOB, normally not used, controlled by IOBDELAY parameter (set to "NONE") 141 .
dout(
dout[
3:
0]),
// parallel data out
real 6112REFCLK_FREQUENCY300.0
[MODE_DDR=="TRUE"?3:1:0] 11538din
6110IOSTANDARD"SSTL15_T_DCI"
integer 6107IDELAY_VALUE0
dq_in_dly_i idelay_fine_pipe
dq_out_dly_i odelay_fine_pipe
integer 6108ODELAY_VALUE0
[MODE_DDR=="TRUE"?3:0:0] 11539tin
6113HIGH_PERFORMANCE_MODE"FALSE"
iserdes_mem_i iserdes_mem
6106IODELAY_GRP"IODELAY_MEMORY"