42 parameter IODELAY_GRP =
"IODELAY_SENSOR",
// may need different for different channels? 55 parameter HISPI_IOSTANDARD =
"DIFF_SSTL18_I" //"DIFF_SSTL18_II" for high current (13.4mA vs 8mA) 61 input ld_idelay,
// mclk synchronous set idealy value 64 input irst,
// reset @posedge iclk 86 .
O (
din[
i]),
// output 100 .
O (
din[
i]),
// output 122 .
DYN_CLKDIV_INV_EN (
"FALSE"),
123 .
MSB_FIRST (
1)
// MSB is received first 126 .
oclk (
ipclk2x),
// system clock, phase should allow iclk-to-oclk jitter with setup/hold margin 128 .
inv_clk_div (
1'b0),
// invert oclk_div (this clock is shared between iserdes and oserdes. Works only in MEMORY_DDR3 mode? 130 .
d_direct (
1'b0),
// direct input from IOB, normally not used, controlled by IOBDELAY parameter (set to "NONE") 132 .
dout (
dout[
4*
i +:
4]),
// parallel data out
7228din_dlywire[HISPI_NUMLANES-1:0]
real 7205REFCLK_FREQUENCY200.0
[HISPI_NUMLANES-1:0] 7225din_n
[HISPI_NUMLANES-1:0] 7219set_idelay
7209HISPI_DIFF_TERM"TRUE"
7215HISPI_IOSTANDARD"DIFF_SSTL18_I"
7214HISPI_IFD_DELAY_VALUE"AUTO"
ibufds_ibufgds0_i ibufds_ibufgds_50[generate]
pxd_dly_i idelay_nofine[generate]
iserdes_pxd_i iserdes_mem[generate]
integer 7204IDELAY_VALUE0
[HISPI_NUMLANES * 8-1:0] 7218dly_data
7213HISPI_IBUF_LOW_PWR"TRUE"
7227dinwire[HISPI_NUMLANES-1:0]
[HISPI_NUMLANES * 4-1:0] 7226dout
7208HISPI_CAPACITANCE"DONT_CARE"
[HISPI_NUMLANES-1:0] 7224din_p
7210HISPI_UNTUNED_SPLIT"FALSE"
ibufds_ibufgds0_i ibufds_ibufgds[generate]
7212HISPI_IBUF_DELAY_VALUE"0"
7206HIGH_PERFORMANCE_MODE"FALSE"
7203IODELAY_GRP"IODELAY_SENSOR"