624
114CMPRS_AFIMUX_MASK'h7f0
[ 1:0] 262pre_winner_channel
234pre_chunk_inc_m1wire[1:0]
251rollover_limited_wwire
220pre_winner2_wwire[1:0]
[WRITE_WIDTH - 1 : 0] 10318wr_data
reg [ 3:0] 309eof_written
235reset_pointersreg[3:0]
113CMPRS_AFIMUX_ADDR'h140
en_rst_i pulse_cross_clock
[CMPRS_AFIMUX_WIDTH-1:0] 352chunk_ptr_rd
210ren_suspend_flushreg[3:0]
[ADDR_MASK2!=0?2:ADDR_MASK1!=0?1:0:0] 9935we
cmprs_afi_mux_ptr_i cmprs_afi_mux_ptr
221fifo_count0_m1wire[7:0]
cmd_deser_32bit_i cmd_deser
[READ_WIDTH - 1 : 0] 10317rd_data
223fifo_count2_m1wire[7:0]
[DATA_WIDTH-1:0] 9934data
[3:0] 253AFI_MUX_BUF_LATENCYM1AFI_MUX_BUF_LATENCY - 1
reg [3:0] 351chunk_ptr_ra
245chunk_ptr_rdwire[26:0]
[ADDR_WIDTH-1:0] 9933addr
cmprs_afi_mux_ptr_wresp_i cmprs_afi_mux_ptr_wresp
[1:0] 264chunk_inc_want_m1
222fifo_count1_m1wire[7:0]
cmprs_afi_mux_status_i cmprs_afi_mux_status
254chunk_ptr_rd01wire[53:0]
debug_slave_i debug_slave
119CMPRS_AFIMUX_SA_LEN'h8
118CMPRS_AFIMUX_STATUS_CNTRL'h4
120CMPRS_AFIMUX_STATUS_REG_ADDR'h20
224fifo_count3_m1wire[7:0]
232last_burst_in_framereg