47 parameter ADDR1 =
0,
// optional second address 49 parameter ADDR2 =
0,
// optional third address 51 parameter WE_EARLY =
0 // if 1 - we and addr will be valid 1 cycle before data 76 )
i_cmd_deser_single (
121 )
i_cmd_deser_multi (
169 assign match_low= {
// unused bits will be optimized 173 always @ (
posedge rst or posedge clk)
begin 182 // assign addr=deser_r[ADDR_WIDTH-1:0]; 196 parameter WE_EARLY =
0 // if 1 - we and addr will be valid 1 cycle before data 243 always @ (
posedge rst or posedge clk)
begin 256 assign data=
0;
// {DATA_WIDTH{1'b0}}; 257 // assign addr=deser_r[ADDR_WIDTH-1:0]; 272 parameter WE_EARLY =
0 // if 1 - we and addr will be valid 1 cycle before data 309 // assign we=sr[WE_WIDTH-1:0]; // we_r; 310 assign we=
we3[
WE_WIDTH-
1:
0];
// truncate to required number of bits 318 always @ (
posedge rst or posedge clk)
begin 346 // assign addr=deser_r[ADDR_WIDTH-1:0];
9957ADDR_LOW1ADDR1 & 8'hff
10029ADDR_HIGH2(ADDR2>>8) & 8'hff
10025ADDR_LOW2ADDR2 & 8'hff
10037sr2reg[NUM_CYCLES-2:0]
i_cmd_deser_multi cmd_deser_multi[generate]
9991ADDR_MASK_HIGH1(ADDR_MASK1>>8) & 8'hff
9987ADDR_MASK_LOW1ADDR_MASK1 & 8'hff
10021ADDR_MASK_LOWADDR_MASK & 8'hff
10030ADDR_MASK_HIGH2(ADDR_MASK2>>8) & 8'hff
9986ADDR_LOW1ADDR1 & 8'hff
i_cmd_deser_single cmd_deser_single[generate]
10026ADDR_MASK_LOW2ADDR_MASK2 & 8'hff
9958ADDR_MASK_LOW1ADDR_MASK1 & 8'hff
[ADDR_WIDTH-1:0] 9952addr
9956ADDR_MASK_LOWADDR_MASK & 8'hff
10020ADDR_HIGH(ADDR>>8) & 8'hff
9990ADDR_HIGH1(ADDR1>>8) & 8'hff
[ADDR_MASK2!=0?2:ADDR_MASK1!=0?1:0:0] 9935we
[DATA_WIDTH-1:0] 9953data
9984ADDR_MASK_LOWADDR_MASK & 8'hff
10022ADDR_MASK_HIGH(ADDR_MASK>>8) & 8'hff
10019ADDR_LOWADDR & 8'hff
9993ADDR_MASK_HIGH2(ADDR_MASK2>>8) & 8'hff
9985ADDR_MASK_HIGH(ADDR_MASK>>8) & 8'hff
9989ADDR_MASK_LOW2ADDR_MASK2 & 8'hff
10027ADDR_HIGH1(ADDR1>>8) & 8'hff
10036sr1reg[NUM_CYCLES-2:0]
[DATA_WIDTH-1:0] 9934data
i_cmd_deser_dual cmd_deser_dual[generate]
[DATA_WIDTH-1:0] 10017data
10024ADDR_MASK_LOW1ADDR_MASK1 & 8'hff
9959ADDR_LOW2ADDR2 & 8'hff
[ADDR_WIDTH-1:0] 9933addr
10023ADDR_LOW1ADDR1 & 8'hff
9983ADDR_HIGH(ADDR>>8) & 8'hff
10035srreg[NUM_CYCLES-2:0]
[DATA_WIDTH-1:0] 9980data
9960ADDR_MASK_LOW2ADDR_MASK2 & 8'hff
[ADDR_WIDTH-1:0] 9979addr
10031deser_rreg[8*NUM_CYCLES-1:0]
9936WE_WIDTH(ADDR_MASK2!=0)?3:((ADDR_MASK1!=0)?2:1
10028ADDR_MASK_HIGH1(ADDR_MASK1>>8) & 8'hff
[ADDR_WIDTH-1:0] 10016addr
9988ADDR_LOW2ADDR2 & 8'hff
9992ADDR_HIGH2(ADDR2>>8) & 8'hff