48 input mrst,
// global system reset 49 input mclk,
// global system clock 50 // programming interface 51 input [
7:
0]
cmd_ad,
// byte-serial command address/data (up to 6 bytes: AL-AH-D0-D1-D2-D3 52 input cmd_stb,
// strobe (with first byte) for the command a/d 53 output [
7:
0]
status_ad,
// status address/data - up to 5 bytes: A - {seq,status[1:0]} - status[2:9] - status[10:17] - status[18:25] 54 output status_rq,
// input request to send status downstream 55 input status_start,
// Acknowledge of the first status packet byte (address) 61 input [
31:
0]
wdata0,
// write data, valid with waddr_out and wr_en_out 62 output ackn0,
// command sequencer address/data accepted 63 input is0,
// interrupt status (not masked) 64 input im0,
// interrupt mask 69 input [
31:
0]
wdata1,
// write data, valid with waddr_out and wr_en_out 70 output ackn1,
// command sequencer address/data accepted 71 input is1,
// interrupt status (not masked) 72 input im1,
// interrupt mask 77 input [
31:
0]
wdata2,
// write data, valid with waddr_out and wr_en_out 78 output ackn2,
// command sequencer address/data accepted 79 input is2,
// interrupt status (not masked) 80 input im2,
// interrupt mask 85 input [
31:
0]
wdata3,
// write data, valid with waddr_out and wr_en_out 86 output ackn3,
// command sequencer address/data accepted 87 input is3,
// interrupt status (not masked) 88 input im3,
// interrupt mask 92 output reg [
31:
0]
wdata_out,
// write data, valid with waddr_out and wr_en_out 93 input ackn_out // command sequencer address/data accepted 98 reg [
1:
0]
chn_r;
// last served channel 102 wire ackn_w;
//pre-acknowledge of one of the channels 160 // Only command is to program status, status combines frame numbers (4 bit each) 166 .
NUM_CYCLES (
3),
// 6), // TODO: Is it OK to specify less bits than on transmit side? Seems yes 168 .
DATA_WIDTH (
8)
//,32) 170 )
cmd_deser_32bit_i (
171 .
rst (
1'b0),
//rst), // input 176 .
addr (),
// output[0:0] 185 )
status_generate_cmd_seq_mux_i (
186 .
rst (
1'b0),
//rst), // input
[AXI_WR_ADDR_BITS-1:0] 10231waddr0
reg [AXI_WR_ADDR_BITS-1:0] 10258waddr_out
cmd_deser_32bit_i cmd_deser
10263pri_one_rrwire[15:0]
reg [31:0] 10260wdata_out
status_generate_cmd_seq_mux_i status_generate
[AXI_WR_ADDR_BITS-1:0] 10238waddr1
[ADDR_MASK2!=0?2:ADDR_MASK1!=0?1:0:0] 9935we
[DATA_WIDTH-1:0] 9934data
[AXI_WR_ADDR_BITS-1:0] 10245waddr2
10221CMDSEQMUX_STATUS'h38
[ADDR_WIDTH-1:0] 9933addr
[ALL_BITS-1:0] 10777status
[AXI_WR_ADDR_BITS-1:0] 10252waddr3