45 parameter integer LATENCY=
0,
// minimal delay between inout and output ( 0 - next cycle) 46 parameter integer DEPTH=
8,
// maximal number of commands in FIFO 63 input set_cmd,
// latch all other input data at posedge of clock 64 output ready // command/data FIFO can accept command 82 .
LATENCY(
LATENCY),
// minimal delay between inout and output ( 0 - next cycle) 83 .
DEPTH(
DEPTH)
// maximal number of commands in FIFO
9107wdata_outwire[DATA_WIDTH-1:0]
9108wstrb_outwire[WSTB_WIDTH-1:0]
[ID_WIDTH-1:0] 9094wid_in
simul_axi_fifo_i simul_axi_fifo
[WSTB_WIDTH-1:0] 9096wstrb_in
[WSTB_WIDTH-1:0] 9100wstrb
[DATA_WIDTH-1:0] 9095wdata_in
[DATA_WIDTH-1:0] 9099wdata
9106wid_outwire[ID_WIDTH-1:0]