x393
1.0
FPGAcodeforElphelNC393camera
Main Page
+
Packages
Packages
+
Package Functions
All
Functions/Tasks/Always Construct
Variables
+
Design Unit List
Design Unit List
Design Units
Design Unit Hierarchy
+
Design Unit Members
+
All
1
2
3
5
7
8
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Functions/Tasks/Always Construct
_
a
c
e
f
g
l
p
r
s
t
w
+
Variables
1
2
3
5
7
8
_
a
b
c
d
e
f
g
h
i
j
k
l
m
n
o
p
q
r
s
t
u
v
w
x
y
z
+
Files
File List
+
File Members
+
All
c
d
s
u
+
Variables
c
d
s
u
•
All
Classes
Namespaces
Files
Functions
Variables
sens_histogram Member List
This is the complete list of members for
sens_histogram
, including all inherited members.
SHIFT_WIDTH
debug_slave
Parameter
READ_WIDTH
debug_slave
Parameter
WRITE_WIDTH
debug_slave
Parameter
DEBUG_CMD_LATENCY
debug_slave
Parameter
mclk
debug_slave
Input
mrst
debug_slave
Input
debug_di
debug_slave
Input
debug_sl
debug_slave
Input
debug_do
debug_slave
Output
rd_data
debug_slave
Input
wr_data
debug_slave
Output
stb
debug_slave
Output
data_sr
debug_slave
Signal
cmd
debug_slave
Signal
cmd_reg
debug_slave
Signal
cmd_reg_dly
debug_slave
Signal
ext_rdata
debug_slave
Signal
EXTRA_DLY
pulse_cross_clock
Parameter
rst
pulse_cross_clock
Input
src_clk
pulse_cross_clock
Input
dst_clk
pulse_cross_clock
Input
in_pulse
pulse_cross_clock
Input
out_pulse
pulse_cross_clock
Output
busy
pulse_cross_clock
Output
EXTRA_DLY_SAFE
pulse_cross_clock
Parameter
in_reg
pulse_cross_clock
Signal
out_reg
pulse_cross_clock
Signal
busy_r
pulse_cross_clock
Signal
REGISTERS_A
ramt_var_w_var_r
Parameter
REGISTERS_B
ramt_var_w_var_r
Parameter
LOG2WIDTH_A
ramt_var_w_var_r
Parameter
LOG2WIDTH_B
ramt_var_w_var_r
Parameter
WRITE_MODE_A
ramt_var_w_var_r
Parameter
12038
ramt_var_w_var_r
Parameter
clk_a
ramt_var_w_var_r
Input
addr_a
ramt_var_w_var_r
Input
en_a
ramt_var_w_var_r
Input
regen_a
ramt_var_w_var_r
Input
we_a
ramt_var_w_var_r
Input
data_out_a
ramt_var_w_var_r
Output
data_in_a
ramt_var_w_var_r
Input
clk_b
ramt_var_w_var_r
Input
addr_b
ramt_var_w_var_r
Input
en_b
ramt_var_w_var_r
Input
regen_b
ramt_var_w_var_r
Input
we_b
ramt_var_w_var_r
Input
data_out_b
ramt_var_w_var_r
Output
data_in_b
ramt_var_w_var_r
Input
PWIDTH_A
ramt_var_w_var_r
Parameter
PWIDTH_B
ramt_var_w_var_r
Parameter
WIDTH_A
ramt_var_w_var_r
Parameter
WIDTH_B
ramt_var_w_var_r
Parameter
data_out32_a
ramt_var_w_var_r
Signal
data_out32_b
ramt_var_w_var_r
Signal
data_in_ext_a
ramt_var_w_var_r
Signal
data_in32_a
ramt_var_w_var_r
Signal
data_in_ext_b
ramt_var_w_var_r
Signal
data_in32_b
ramt_var_w_var_r
Signal
HISTOGRAM_RAM_MODE
sens_histogram
HISTOGRAM_ADDR
sens_histogram
HISTOGRAM_ADDR_MASK
sens_histogram
HISTOGRAM_LEFT_TOP
sens_histogram
HISTOGRAM_WIDTH_HEIGHT
sens_histogram
7299
sens_histogram
7300
sens_histogram
mrst
sens_histogram
prst
sens_histogram
pclk
sens_histogram
pclk2x
sens_histogram
sof
sens_histogram
eof
sens_histogram
hact
sens_histogram
hist_di
sens_histogram
mclk
sens_histogram
hist_en
sens_histogram
hist_rst
sens_histogram
hist_rq
sens_histogram
hist_grant
sens_histogram
hist_do
sens_histogram
hist_dv
sens_histogram
cmd_ad
sens_histogram
cmd_stb
sens_histogram
monochrome
sens_histogram
debug_do
sens_histogram
debug_sl
sens_histogram
debug_di
sens_histogram
PXD_2X_LATENCY
sens_histogram
hist_bank_pclk
sens_histogram
hist_addr
sens_histogram
hist_addr_d
sens_histogram
hist_addr_d2
sens_histogram
hist_rwaddr
sens_histogram
to_inc
sens_histogram
inc_r
sens_histogram
inc_sat
sens_histogram
hist_new
sens_histogram
hist_rwen
sens_histogram
hist_regen
sens_histogram
hist_we
sens_histogram
hist_bank_mclk
sens_histogram
set_left_top_w
sens_histogram
set_width_height_w
sens_histogram
pio_addr
sens_histogram
pio_data
sens_histogram
pio_stb
sens_histogram
lt_mclk
sens_histogram
wh_mclk
sens_histogram
width_m1
sens_histogram
height_m1
sens_histogram
left
sens_histogram
top
sens_histogram
hist_en_pclk
sens_histogram
hist_rst_pclk
sens_histogram
en
sens_histogram
en_new
sens_histogram
en_mclk
sens_histogram
set_left_top_pclk
sens_histogram
set_width_height_pclk
sens_histogram
pclk_sync
sens_histogram
bayer_pclk
sens_histogram
hact_d
sens_histogram
top_margin
sens_histogram
hist_done
sens_histogram
hist_done_mclk
sens_histogram
vert_woi
sens_histogram
left_margin
sens_histogram
woi
sens_histogram
hor_woi
sens_histogram
vcntr
sens_histogram
hcntr
sens_histogram
vcntr_zero_w
sens_histogram
hcntr_zero_w
sens_histogram
same_addr1
sens_histogram
same_addr2
sens_histogram
hist_out
sens_histogram
hist_out_d
sens_histogram
hist_re
sens_histogram
hist_raddr
sens_histogram
hist_rq_r
sens_histogram
hist_xfer_done_mclk
sens_histogram
hist_xfer_done
sens_histogram
hist_xfer_busy
sens_histogram
wait_readout
sens_histogram
debug_line_cntr
sens_histogram
debug_lines
sens_histogram
line_start_w
sens_histogram
pre_first_line
sens_histogram
frame_active
sens_histogram
hist_en_pclk2x
sens_histogram
hlstart
sens_histogram
pxd_ram
sens_histogram
bayer_ram
sens_histogram
woi_ram
sens_histogram
pxd_wa
sens_histogram
pxd_wa_woi
sens_histogram
pxd_ra
sens_histogram
pxd_ra_start
sens_histogram
bayer_2x
sens_histogram
pxd_2x
sens_histogram
hor_woi_2x
sens_histogram
monochrome_pclk
sens_histogram
monochrome_2x
sens_histogram
en_rq_start
sens_histogram
pclk2x
sens_hist_ram_single
Input
addr_a
sens_hist_ram_single
Input
data_in_a
sens_hist_ram_single
Input
data_out_a
sens_hist_ram_single
Output
en_a
sens_hist_ram_single
Input
regen_a
sens_hist_ram_single
Input
we_a
sens_hist_ram_single
Input
mclk
sens_hist_ram_single
Input
addr_b
sens_hist_ram_single
Input
data_out_b
sens_hist_ram_single
Output
re_b
sens_hist_ram_single
Input
regen_b
sens_hist_ram_single
Input
data_out_a18
sens_hist_ram_single
Signal
data_out_b18
sens_hist_ram_single
Signal
pclk2x
sens_hist_ram_double
Input
addr_a
sens_hist_ram_double
Input
data_in_a
sens_hist_ram_double
Input
data_out_a
sens_hist_ram_double
Output
en_a
sens_hist_ram_double
Input
regen_a
sens_hist_ram_double
Input
we_a
sens_hist_ram_double
Input
mclk
sens_hist_ram_double
Input
addr_b
sens_hist_ram_double
Input
data_out_b
sens_hist_ram_double
Output
re_b
sens_hist_ram_double
Input
regen_b
sens_hist_ram_double
Input
pclk2x
sens_hist_ram_nobuff
Input
addr_a
sens_hist_ram_nobuff
Input
data_in_a
sens_hist_ram_nobuff
Input
data_out_a
sens_hist_ram_nobuff
Output
en_a
sens_hist_ram_nobuff
Input
regen_a
sens_hist_ram_nobuff
Input
we_a
sens_hist_ram_nobuff
Input
mclk
sens_hist_ram_nobuff
Input
addr_b
sens_hist_ram_nobuff
Input
data_out_b
sens_hist_ram_nobuff
Output
re_b
sens_hist_ram_nobuff
Input
regen_b
sens_hist_ram_nobuff
Input
ADDR
cmd_deser
Parameter
ADDR_MASK
cmd_deser
Parameter
NUM_CYCLES
cmd_deser
Parameter
ADDR_WIDTH
cmd_deser
Parameter
DATA_WIDTH
cmd_deser
Parameter
ADDR1
cmd_deser
Parameter
ADDR_MASK1
cmd_deser
Parameter
ADDR2
cmd_deser
Parameter
ADDR_MASK2
cmd_deser
Parameter
WE_EARLY
cmd_deser
Parameter
rst
cmd_deser
Input
clk
cmd_deser
Input
srst
cmd_deser
Input
ad
cmd_deser
Input
stb
cmd_deser
Input
addr
cmd_deser
Output
data
cmd_deser
Output
we
cmd_deser
Output
WE_WIDTH
cmd_deser
Parameter
ALWAYS_356
pclk
sens_histogram
Always Construct
ALWAYS_357
pclk
sens_histogram
Always Construct
ALWAYS_358
mclk
sens_histogram
Always Construct
ALWAYS_359
pclk
sens_histogram
Always Construct
ALWAYS_360
pclk
sens_histogram
Always Construct
ALWAYS_361
pclk2x
sens_histogram
Always Construct
ALWAYS_362
pclk2x
sens_histogram
Always Construct
ALWAYS_363
mclk
sens_histogram
Always Construct
ALWAYS_364
pclk
sens_histogram
Always Construct
ALWAYS_497
mclk
debug_slave
Always Construct
ALWAYS_532
src_clk or rst
pulse_cross_clock
Always Construct
ALWAYS_533
dst_clk
pulse_cross_clock
Always Construct
cmd_deser
sens_histogram
cmd_deser_dual
cmd_deser
Module Instance
cmd_deser_multi
cmd_deser
Module Instance
cmd_deser_single
cmd_deser
Module Instance
debug_slave
sens_histogram
GENERATE [455]
sens_histogram
GENERATE [63]
cmd_deser
GENERATE
pulse_cross_clock
sens_histogram
pulse_cross_clock
sens_histogram
pulse_cross_clock
sens_histogram
pulse_cross_clock
sens_histogram
pulse_cross_clock
sens_histogram
sens_hist_ram_single.ram36_declare_init.vh
ramtp_var_w_var_r
Include
sens_hist_ram_nobuff.ram36_declare_init.vh
ramt_var_w_var_r
Include
sens_hist_ram_single.ram36_pass_init.vh
ramtp_var_w_var_r
Include
sens_hist_ram_nobuff.ram36_pass_init.vh
ramt_var_w_var_r
Include
sens_hist_ram_single.RAMB36E1
ramtp_var_w_var_r
Module Instance
sens_hist_ram_nobuff.RAMB36E1
ramt_var_w_var_r
Module Instance
sens_hist_ram_double.ramt_var_w_var_r
sens_hist_ram_double
Module Instance
sens_hist_ram_double.ramt_var_w_var_r
sens_hist_ram_double
Module Instance
sens_hist_ram_nobuff.ramt_var_w_var_r
sens_hist_ram_nobuff
Module Instance
ramtp_var_w_var_r
sens_hist_ram_single
Module Instance
sens_hist_ram_double
sens_histogram
sens_hist_ram_nobuff
sens_histogram
sens_hist_ram_single
sens_histogram
Generated by
1.8.12