x393
1.0
FPGAcodeforElphelNC393camera
axi_hp_clk.v
Go to the documentation of this file.
1
39
`timescale 1ns/1ps
40
41
module
axi_hp_clk
#(
42
parameter
CLKIN_PERIOD
=
20
,
//ns >1.25, 600<Fvco<1200
43
parameter
CLKFBOUT_MULT_AXIHP
=
18
,
// Fvco=Fclkin*CLKFBOUT_MULT_F/DIVCLK_DIVIDE, Fout=Fvco/CLKOUT#_DIVIDE
44
parameter
CLKFBOUT_DIV_AXIHP
=
6
// To get 150MHz for the reference clock
45
)(
46
input
rst
,
47
input
clk_in
,
48
output
clk_axihp
,
49
output
locked_axihp
50
);
51
wire
clkfb_axihp
,
clk_axihp_pre
;
52
BUFG
clk_axihp_i
(.
O
(
clk_axihp
), .
I
(
clk_axihp_pre
));
53
pll_base
#(
54
.
CLKIN_PERIOD
(
CLKIN_PERIOD
),
// 20
55
.
BANDWIDTH
(
"OPTIMIZED"
),
56
.
CLKFBOUT_MULT
(
CLKFBOUT_MULT_AXIHP
),
// 18, // Fvco=Fclkin*CLKFBOUT_MULT_F/DIVCLK_DIVIDE, Fout=Fvco/CLKOUT#_DIVIDE
57
.
CLKOUT0_DIVIDE
(
CLKFBOUT_DIV_AXIHP
),
// 6, // To get 300MHz for the reference clock
58
.
REF_JITTER1
(
0.010
),
59
.
STARTUP_WAIT
(
"FALSE"
)
60
)
pll_base_i
(
61
.
clkin
(
clk_in
),
// input
62
.
clkfbin
(
clkfb_axihp
),
// input
63
// .rst(rst), // input
64
.
rst
(
rst
),
// input
65
.
pwrdwn
(
1'b0
),
// input
66
.
clkout0
(
clk_axihp_pre
),
// output
67
.
clkout1
(),
// output
68
.
clkout2
(),
// output
69
.
clkout3
(),
// output
70
.
clkout4
(),
// output
71
.
clkout5
(),
// output
72
.
clkfbout
(
clkfb_axihp
),
// output
73
.
locked
(
locked_axihp
)
// output
74
);
75
76
77
endmodule
78
pll_base.11577clkout1
11577clkout1
Definition:
pll_base.v:74
axi_hp_clk.9744clk_axihp_pre
9744clk_axihp_prewire
Definition:
axi_hp_clk.v:51
pll_base.11572clkin
11572clkin
Definition:
pll_base.v:69
pll_base.11575pwrdwn
11575pwrdwn
Definition:
pll_base.v:72
pll_base.11579clkout3
11579clkout3
Definition:
pll_base.v:76
pll_base.11573clkfbin
11573clkfbin
Definition:
pll_base.v:70
pll_base.11580clkout4
11580clkout4
Definition:
pll_base.v:77
axi_hp_clk.BUFG
clk_axihp_i BUFG
Definition:
axi_hp_clk.v:52
pll_base.11576clkout0
11576clkout0
Definition:
pll_base.v:73
pll_base.11582clkfbout
11582clkfbout
Definition:
pll_base.v:79
pll_base.11581clkout5
11581clkout5
Definition:
pll_base.v:78
axi_hp_clk.9743clkfb_axihp
9743clkfb_axihpwire
Definition:
axi_hp_clk.v:51
pll_base.11574rst
11574rst
Definition:
pll_base.v:71
axi_hp_clk.9740clk_in
9740clk_in
Definition:
axi_hp_clk.v:47
axi_hp_clk.9741clk_axihp
9741clk_axihp
Definition:
axi_hp_clk.v:48
pll_base.11583locked
11583locked
Definition:
pll_base.v:80
axi_hp_clk.9737CLKFBOUT_MULT_AXIHP
9737CLKFBOUT_MULT_AXIHP18
Definition:
axi_hp_clk.v:43
axi_hp_clk.9738CLKFBOUT_DIV_AXIHP
9738CLKFBOUT_DIV_AXIHP6
Definition:
axi_hp_clk.v:44
axi_hp_clk.9742locked_axihp
9742locked_axihp
Definition:
axi_hp_clk.v:49
axi_hp_clk.9736CLKIN_PERIOD
9736CLKIN_PERIOD20
Definition:
axi_hp_clk.v:42
axi_hp_clk.9739rst
9739rst
Definition:
axi_hp_clk.v:46
pll_base.11578clkout2
11578clkout2
Definition:
pll_base.v:75
axi_hp_clk
Definition:
axi_hp_clk.v:41
axi_hp_clk.pll_base
pll_base_i pll_base
Definition:
axi_hp_clk.v:53
util_modules
axi_hp_clk.v
Generated by
1.8.12