45 input clk,
// posedge mclk 46 input a_not_d,
// receiving adderass / not data - valid during all bytes 47 input [
7:
0]
ser_d,
// byte-wide address/data 48 input [
NUM_CHN-
1:
0]
dv,
// data valid - active for each address or data bytes 59 // assign twe = twe_r && (MODE_16_BITS ? addr_r[0]: 1'b1); 62 always @(
posedge clk)
begin 63 // twe_r <= en && !a_not_d; 11057td_rreg[MODE_16_BITS?15:7:0]
[MODE_16_BITS?15:7:0] 11053td
[23-MODE_16_BITS:0] 11052ta
11056twe_rreg[NUM_CHN-1:0]