42 parameter CLKIN1_PERIOD =
0.000,
// input period in ns, 0..100.000 - MANDATORY, resolution down to 1 ps 43 parameter CLKIN2_PERIOD =
0.000,
// input period in ns, 0..100.000 - MANDATORY, resolution down to 1 ps 44 parameter BANDWIDTH =
"OPTIMIZED",
//"OPTIMIZED", "HIGH","LOW" 45 parameter CLKFBOUT_MULT_F =
5.000,
// 2.0 to 64.0 . Together with CLKOUT#_DIVIDE and DIVCLK_DIVIDE 46 parameter CLKFBOUT_PHASE =
0.000,
// CLOCK FEEDBACK phase in degrees (3 significant digits, -360.000...+360.000) 47 parameter CLKOUT0_PHASE =
0.000,
// CLOCK0 phase in degrees (3 significant digits, -360.000...+360.000) 48 parameter CLKOUT1_PHASE =
0.000,
// Initial/static fine phase shift, 1/(56*Fvco) actual step 61 parameter CLKOUT4_CASCADE=
"FALSE",
// cascades the output6 divider to the input for output 4 62 parameter CLKFBOUT_USE_FINE_PS =
"FALSE",
// Enable variable fine pase shift. Enable 1/(56*Fvco) phase inceremnts, round-robin 63 parameter CLKOUT0_USE_FINE_PS =
"FALSE",
// Same fine phase shift for all outputs where this attribute is "TRUE" 71 parameter CLKOUT1_DIVIDE =
1,
// CLK1 outout divide, integer 1..128 (determins a phase step as a fraction of pi/4) 77 parameter COMPENSATION=
"ZHOLD",
// "ZHOLD",BUF_IN","EXTERNAL","INTERNAL 78 // ZHOLD - provide negative hold time on I/O registers 79 // INTERNAL - using internal compensation no deley is compensated 80 // EXTERNAL - external to the FPGA network is being compensated 81 // BUF_IN - no compensation when clock input is driveen by BUFG/BUFH/BUFR or GT 82 parameter DIVCLK_DIVIDE =
1,
// Integer 1..106. Divides all outputs with respect to CLKIN 83 parameter REF_JITTER1 =
0.010,
// Expected jitter on CLKIN1 (0.000..0.999) 85 parameter SS_EN =
"FALSE",
// Enables Spread Spectrum mode 86 parameter SS_MODE =
"CENTER_HIGH",
//"CENTER_HIGH","CENTER_LOW","DOWN_HIGH","DOWN_LOW" 87 parameter SS_MOD_PERIOD =
10000,
// integer 4000-40000 - SS modulation period in ns 88 parameter STARTUP_WAIT =
"FALSE" // Delays "DONE" signal until MMCM is locked 93 input clkin2,
// Secondary clock input 95 input clkinsel,
// Clock select input : 1 - clkin1, 0 - clkin2 96 input rst,
// asynchronous reset input 98 input psclk,
// phase shift clock input 99 input psen,
// phase shift enable input 100 input psincdec,
// phase shift direction input (1 - increment, 0 - decrement) 101 output psdone,
// phase shift done (12 clocks after psen 102 output clkout0,
// output 0, HPC BUFR/BUFIO capable 103 output clkout1,
// output 1, HPC BUFR/BUFIO capable 104 output clkout2,
// output 2, HPC BUFR/BUFIO capable 105 output clkout3,
// output 3, HPC BUFR/BUFIO capable 106 output clkout4,
// output 4, HPC BUFR/BUFIO not capable 107 output clkout5,
// output 5, HPC BUFR/BUFIO not capable 108 output clkout6,
// output 6, HPC BUFR/BUFIO not capable 155 .
IS_CLKINSEL_INVERTED (
1'b0),
156 .
IS_PSEN_INVERTED (
1'b0),
157 .
IS_PSINCDEC_INVERTED (
1'b0),
158 .
IS_PWRDWN_INVERTED (
1'b0),
159 .
IS_RST_INVERTED (
1'b0),
169 .
CLKFBSTOPPED (),
// output 170 .
CLKINSTOPPED (),
// output 182 .
DO (),
// Dynamic reconfiguration output[15:0] 183 .
DRDY (),
// Dynamic reconfiguration output 184 .
LOCKED (
locked),
// output 185 .
PSDONE (
psdone),
// output 187 .
CLKIN1 (
clkin1),
// input 188 .
CLKIN2 (
clkin2),
// input 190 .
DADDR (
7'b0),
// Dynamic reconfiguration address (input[6:0]) 191 .
DCLK (
1'b0),
// Dynamic reconfiguration clock input 192 .
DEN (
1'b0),
// Dynamic reconfiguration enable input 193 .
DI (
16'b0),
// Dynamic reconfiguration data (input[15:0]) 194 .
DWE (
1'b0),
// Dynamic reconfiguration Write Enable input 195 .
PSCLK (
psclk),
// input 196 .
PSEN (
psen),
// input 198 .
PWRDWN (
pwrdwn),
// input
11334CLKOUT0_USE_FINE_PS"FALSE"
11335CLKOUT1_USE_FINE_PS"FALSE"
11330CLKOUT5_DUTY_CYCLE0.5
11316CLKFBOUT_MULT_F5.000
11340CLKOUT6_USE_FINE_PS"FALSE"
11332CLKOUT4_CASCADE"FALSE"
11338CLKOUT4_USE_FINE_PS"FALSE"
11336CLKOUT2_USE_FINE_PS"FALSE"
11326CLKOUT1_DUTY_CYCLE0.5
11325CLKOUT0_DUTY_CYCLE0.5
11333CLKFBOUT_USE_FINE_PS"FALSE"
11331CLKOUT6_DUTY_CYCLE0.5
11328CLKOUT3_DUTY_CYCLE0.5
11353SS_MODE"CENTER_HIGH"
11337CLKOUT3_USE_FINE_PS"FALSE"
11341CLKOUT0_DIVIDE_F1.000
11339CLKOUT5_USE_FINE_PS"FALSE"
11315BANDWIDTH"OPTIMIZED"
11327CLKOUT2_DUTY_CYCLE0.5
11329CLKOUT4_DUTY_CYCLE0.5