x393
1.0
FPGAcodeforElphelNC393camera
mcntrl_1kx32w.v
Go to the documentation of this file.
1
40
`timescale 1ns/1ps
41
42
module
mcntrl_1kx32w
(
43
input
ext_clk
,
44
input
[
9
:
0
]
ext_waddr
,
// external write address
45
input
ext_we
,
// external write enable
46
input
[
31
:
0
]
ext_data_in
,
// data input
47
48
input
rclk
,
// mclk
49
input
[
1
:
0
]
rpage_in
,
// will register to wclk, input OK with mclk
50
input
rpage_set
,
// set internal read page to rpage_in
51
input
page_next
,
// advance to next page (and reset lower bits to 0)
52
output
[
1
:
0
]
page
,
// current inernal page
53
input
rd
,
// read buffer tomemory, increment read address (regester enable will be delayed)
54
output
[
63
:
0
]
data_out
// data out
55
56
);
57
reg
[
1
:
0
]
page_r
;
58
reg
[
6
:
0
]
raddr
;
59
reg
regen
;
60
assign
page
=
page_r
;
61
always
@ (
posedge
rclk
)
begin
62
regen
<=
rd
;
63
64
if
(
rpage_set
)
page_r
<=
rpage_in
;
65
else
if
(
page_next
)
page_r
<=
page_r
+
1
;
66
67
if
(
page_next
||
rpage_set
)
raddr
<=
0
;
68
else
if
(
rd
)
raddr
<=
raddr
+
1
;
69
end
70
ram_1kx32w_512x64r
#(
71
.
REGISTERS
(
1
)
72
)
ram_1kx32w_512x64r_i
(
73
.
rclk
(
rclk
),
// input
74
.
raddr
({
page_r
,
raddr
}),
// input[8:0]
75
.
ren
(
rd
),
// input
76
.
regen
(
regen
),
// input
77
.
data_out
(
data_out
),
// output[63:0]
78
.
wclk
(
ext_clk
),
// input
79
.
waddr
(
ext_waddr
),
// input[9:0]
80
.
we
(
ext_we
),
// input
81
.
web
(
4'hf
),
// input[3:0]
82
.
data_in
(
ext_data_in
)
// input[31:0]
83
);
84
endmodule
85
mcntrl_1kx32w.5178rd
5178rd
Definition:
mcntrl_1kx32w.v:53
ram_1kx32w_512x64r.11839raddr
[ 8:0] 11839raddr
Definition:
ram_1kx32w_512x64r.v:86
ram_1kx32w_512x64r.11840ren
11840ren
Definition:
ram_1kx32w_512x64r.v:87
mcntrl_1kx32w.5175rpage_set
5175rpage_set
Definition:
mcntrl_1kx32w.v:50
mcntrl_1kx32w.5182regen
5182regenreg
Definition:
mcntrl_1kx32w.v:59
mcntrl_1kx32w.5181raddr
5181raddrreg[6:0]
Definition:
mcntrl_1kx32w.v:58
ram_1kx32w_512x64r.11846web
[ 3:0] 11846web
Definition:
ram_1kx32w_512x64r.v:94
mcntrl_1kx32w.5179data_out
[63:0] 5179data_out
Definition:
mcntrl_1kx32w.v:54
ram_1kx32w_512x64r.11843wclk
11843wclk
Definition:
ram_1kx32w_512x64r.v:91
mcntrl_1kx32w.5171ext_we
5171ext_we
Definition:
mcntrl_1kx32w.v:45
mcntrl_1kx32w.5176page_next
5176page_next
Definition:
mcntrl_1kx32w.v:51
mcntrl_1kx32w.5173rclk
5173rclk
Definition:
mcntrl_1kx32w.v:48
mcntrl_1kx32w.5169ext_clk
5169ext_clk
Definition:
mcntrl_1kx32w.v:43
ram_1kx32w_512x64r.11838rclk
11838rclk
Definition:
ram_1kx32w_512x64r.v:85
ram_1kx32w_512x64r.11841regen
11841regen
Definition:
ram_1kx32w_512x64r.v:88
ram_1kx32w_512x64r.11847data_in
[31:0] 11847data_in
Definition:
ram_1kx32w_512x64r.v:95
mcntrl_1kx32w.5174rpage_in
[1:0] 5174rpage_in
Definition:
mcntrl_1kx32w.v:49
mcntrl_1kx32w.5180page_r
5180page_rreg[1:0]
Definition:
mcntrl_1kx32w.v:57
ram_1kx32w_512x64r.11844waddr
[ 9:0] 11844waddr
Definition:
ram_1kx32w_512x64r.v:92
mcntrl_1kx32w.5170ext_waddr
[ 9:0] 5170ext_waddr
Definition:
mcntrl_1kx32w.v:44
mcntrl_1kx32w.5177page
[1:0] 5177page
Definition:
mcntrl_1kx32w.v:52
mcntrl_1kx32w.ram_1kx32w_512x64r
ram_1kx32w_512x64r_i ram_1kx32w_512x64r
Definition:
mcntrl_1kx32w.v:70
ram_1kx32w_512x64r.11842data_out
[63:0] 11842data_out
Definition:
ram_1kx32w_512x64r.v:89
mcntrl_1kx32w.5172ext_data_in
[31:0] 5172ext_data_in
Definition:
mcntrl_1kx32w.v:46
ram_1kx32w_512x64r.11845we
11845we
Definition:
ram_1kx32w_512x64r.v:93
mcntrl_1kx32w
Definition:
mcntrl_1kx32w.v:42
memctrl
mcntrl_1kx32w.v
Generated by
1.8.12