29 parameter WIDTH =
12,
// width of the result 30 parameter PRESCALE =
1 // 0 same frequency, +1 - xclk is tvice faster, -1 - twice slower 44 always @ (
posedge clk)
begin 51 always @ (
posedge xclk)
begin
reg [WIDTH - 1:0] 14209dout
xclk2clk_i pulse_cross_clock
14211timerreg[TIMER_WIDTH-1:0]
14210TIMER_WIDTHWIDTH - PRESCALE
14212counterreg[WIDTH-1:0]