x393
1.0
FPGAcodeforElphelNC393camera
dual_clock_source Member List
This is the complete list of members for
dual_clock_source
, including all inherited members.
CLKIN_PERIOD
dual_clock_source
DIVCLK_DIVIDE
dual_clock_source
CLKFBOUT_MULT
dual_clock_source
CLKOUT_DIV_CLK1X
dual_clock_source
CLKOUT_DIV_CLK2X
dual_clock_source
PHASE_CLK2X
dual_clock_source
BUF_CLK1X
dual_clock_source
BUF_CLK2X
dual_clock_source
rst
dual_clock_source
clk_in
dual_clock_source
pwrdwn
dual_clock_source
clk1x
dual_clock_source
clk2x
dual_clock_source
locked
dual_clock_source
clkfb
dual_clock_source
clk1x_pre
dual_clock_source
clk2x_pre
dual_clock_source
CLKIN_PERIOD
pll_base
Parameter
BANDWIDTH
pll_base
Parameter
CLKFBOUT_MULT
pll_base
Parameter
CLKFBOUT_PHASE
pll_base
Parameter
CLKOUT0_PHASE
pll_base
Parameter
CLKOUT1_PHASE
pll_base
Parameter
CLKOUT2_PHASE
pll_base
Parameter
CLKOUT3_PHASE
pll_base
Parameter
CLKOUT4_PHASE
pll_base
Parameter
CLKOUT5_PHASE
pll_base
Parameter
CLKOUT0_DUTY_CYCLE
pll_base
Parameter
CLKOUT1_DUTY_CYCLE
pll_base
Parameter
CLKOUT2_DUTY_CYCLE
pll_base
Parameter
CLKOUT3_DUTY_CYCLE
pll_base
Parameter
CLKOUT4_DUTY_CYCLE
pll_base
Parameter
CLKOUT5_DUTY_CYCLE
pll_base
Parameter
CLKOUT0_DIVIDE
pll_base
Parameter
CLKOUT1_DIVIDE
pll_base
Parameter
CLKOUT2_DIVIDE
pll_base
Parameter
CLKOUT3_DIVIDE
pll_base
Parameter
CLKOUT4_DIVIDE
pll_base
Parameter
CLKOUT5_DIVIDE
pll_base
Parameter
DIVCLK_DIVIDE
pll_base
Parameter
REF_JITTER1
pll_base
Parameter
STARTUP_WAIT
pll_base
Parameter
clkin
pll_base
Input
clkfbin
pll_base
Input
rst
pll_base
Input
pwrdwn
pll_base
Input
clkout0
pll_base
Output
clkout1
pll_base
Output
clkout2
pll_base
Output
clkout3
pll_base
Output
clkout4
pll_base
Output
clkout5
pll_base
Output
clkfbout
pll_base
Output
locked
pll_base
Output
BUFG
dual_clock_source
BUFG
dual_clock_source
BUFH
dual_clock_source
BUFH
dual_clock_source
BUFIO
dual_clock_source
BUFIO
dual_clock_source
BUFMR
dual_clock_source
BUFMR
dual_clock_source
BUFR
dual_clock_source
BUFR
dual_clock_source
GENERATE [61]
dual_clock_source
GENERATE [70]
dual_clock_source
pll_base
dual_clock_source
PLLE2_ADV
pll_base
Module Instance
Generated by
1.8.12