|
x393
1.0
FPGAcodeforElphelNC393camera
|


Public Attributes |
Inputs | |
| clk | |
| clk_div | |
| rst | |
| dci_disable | |
| dly_data | [ 7 : 0 ] |
| din | [ 3 : 0 ] |
| tin | [ 3 : 0 ] |
| set_odelay | |
| ld_odelay | |
Outputs | |
| dm | |
Parameters | |
| IODELAY_GRP | "IODELAY_MEMORY" |
| ODELAY_VALUE | integer 0 |
| IBUF_LOW_PWR | "TRUE" |
| IOSTANDARD | "SSTL15" |
| SLEW | "SLOW" |
| REFCLK_FREQUENCY | real 300 . 0 |
| HIGH_PERFORMANCE_MODE | "FALSE" |
Signals | |
| wire | d_ser |
| wire | dq_tri |
| wire | dq_data_dly |
Module Instances | |
| oserdes_mem::oserdes_i | Module oserdes_mem |
| odelay_fine_pipe::dm_out_dly_i | Module odelay_fine_pipe |
| IOBUF_DCIEN::iobufs_dm_i | Module IOBUF_DCIEN |
Definition at line 43 of file dm_single.v.
|
Parameter |
Definition at line 44 of file dm_single.v.
|
Parameter |
Definition at line 46 of file dm_single.v.
|
Parameter |
Definition at line 47 of file dm_single.v.
|
Parameter |
Definition at line 48 of file dm_single.v.
|
Parameter |
Definition at line 49 of file dm_single.v.
|
Parameter |
Definition at line 50 of file dm_single.v.
|
Parameter |
Definition at line 51 of file dm_single.v.
|
Output |
Definition at line 53 of file dm_single.v.
|
Input |
Definition at line 54 of file dm_single.v.
|
Input |
Definition at line 55 of file dm_single.v.
|
Input |
Definition at line 56 of file dm_single.v.
|
Input |
Definition at line 57 of file dm_single.v.
|
Input |
Definition at line 58 of file dm_single.v.
|
Input |
Definition at line 59 of file dm_single.v.
|
Input |
Definition at line 60 of file dm_single.v.
|
Input |
Definition at line 61 of file dm_single.v.
|
Input |
Definition at line 62 of file dm_single.v.
|
Signal |
Definition at line 64 of file dm_single.v.
|
Signal |
Definition at line 65 of file dm_single.v.
|
Signal |
Definition at line 66 of file dm_single.v.
|
Module Instance |
Definition at line 95 of file dm_single.v.
|
Module Instance |
Definition at line 80 of file dm_single.v.
|
Module Instance |
Definition at line 67 of file dm_single.v.